



Low noise divide by 2 circuit


24-10-2005

This document describes how to build a simple divider. It is intended as to widen the available XO clock frequencies at <u>TentLabs</u>. The circuit works well with all clocks, including 45.1584 MHz.

Parts required

L ferrite bead non polar
C 10uF longest pin is +
IC 74HC74 Dtype flipflop
R 47 ohm All resistors

· Circuit diagram



The flipflop gives a divide by 2 at both outputs Q and \underline{Q} . Depending on the application, one of these can be taken (their phases differ 180 degrees)

Building notes

Mount the parts on a small universal vero-board. Take notes below into account. Tie non-used inputs of the IC (pins 10 to 13) to ground.

Decoupling Notes

Ensure good decoupling, at <u>Tentlabs</u> all necessary info can be found.

Power supply notes

In addition, a clean power supply is required. Depending on the project, 3.3V or 5.0V operation is required. Consider the use of Tentlabs shunt regulators.

Testing

Assure the supply voltage is < 5,5V. Power the circuit and check (oscilloscope or counter) if the outputs generate the intended new clock.

• Divide / 4

Obviously cascading 2 dividers will give a divide / 4 signal. The other half of the IC can be used, since the signals are synchronous (by the way never mix a-synchronous signals in one IC). Check the datasheet for other inputs: 74HC74.

Succes!

Guido Tent

Geert Grootestraat 31 5643 RB Eindhoven The Netherlands P xx 31 (0)40 2130 186 F xx 31 (0)40 2130 187 www.TentLabs.com info@TentLabs.com Bank Fortis 808697358 IBAN NL35FTSB0808697358 Swift FTSBNL2R VAT NL 1430.95.018.B01 COC 17163976